Agilent Technologies J-BERT N4903B Bedienungsanleitung Seite 16

  • Herunterladen
  • Zu meinen Handbüchern hinzufügen
  • Drucken
  • Seite
    / 26
  • Inhaltsverzeichnis
  • LESEZEICHEN
  • Bewertet. / 5. Basierend auf Kundenbewertungen
Seitenansicht 15
16
Bounded uncorrelated jitter (Option J10)
This injects a high probability jitter using a
PRBS generator and low-pass filters.
Table 15. Specifications for bounded uncorrelated jitter (BUJ)
Range 0 to 1.1 UI (not to exceed capabilitiy of
delay line used)
PRBS polynomials 2
n
-1; n = 7, 8, 9, 10, 11, 15, 23, 31
Data rate of PRBS generator 200 Mb/s to 3.2 Gb/s
Filters 50/100/200 MHz lowpass 3rd order
Jitter amplitude accuracy 10% ± 1 ps typical for settings shown
in Table 16.
Jitter Tolerance Test Specifications
Figure 22. Overview of jitter injection capabilities.
Table 16. BUJ accuracy applies for these BUJ calibration settings
BUJ
calibration
setting
1
Data rate for
PRBS generator
PRBS Filter
CEI 6G 1.1 Gb/s PRBS 2
9
- 1 100 MHz
CEI 11G 2 Gb/s PRBS 2
11
-1 200 MHz
Gaussian 2 Gb/s PRBS 2
31
-1 100 MHz
1. Other settings are not calibrated and do not necessarily generate the desired
jitter histograms for all datarates of the PRBS generator.
sR J
PJ
1
R J
BU J
Exte rna l
delay
+
+
+
220 ps data & aux data on
220 ps for w ar ded clock on
C lock
Trigger/
ref clock
Data
Aux data
Clock & data
M odulation sig n a l
F unctional co u p lin g
rSSC
SSC
SJ
PJ
2
Internal clock
oscillator
PLL
6.75 Gb/s ... 12.5 Gb/s
Exter nal
clock
C lock
source
selec tion
x/y
1/z
Aux clock
1/1 or 1/2
1/n
C lock
modulator
1
D elay modulation
220 ps
ISI
P1
P2
Jitter delay
D elay modulation
610 ps
2
D elay modulation
220 ps
S.I.
+
Exte rna l
Total jitter
A combination of internally generated SJ/SSC/rSSC, PJ, RJ, BUJ
and external jitter (injected using external delay control input) is
possible.
The overall jitter composition does reduce the available jitter
budget of the respective jitter sources.
1. When using the clock modulator in external clock mode, the external clock must be > 6.75 GHz.
2. When using the 610 ps delay line in external clock mode, the external clock must be > 6.75 GHz and z = 4.
Seitenansicht 15
1 2 ... 11 12 13 14 15 16 17 18 19 20 21 ... 25 26

Kommentare zu diesen Handbüchern

Keine Kommentare